Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

7

JISE
2011

favoriteEmaildiscussreport

55views more JISE 2011»

Design Planning with 3D-Via Optimization in Alternative Stacking Integrated Circuits

12 years 11 months ago

Design Planning with 3D-Via Optimization in Alternative Stacking Integrated Circuits

Download www.iis.sinica.edu.tw

Chao-Hung Lu, Hung-Ming Chen, Chien-Nan Jimmy Liu

Real-time Traffic

JISE 2011 |

claim paper

Related Content

» 3DVia Driven Partitioning for 3D VLSI Integrated Circuits

» Subthreshold logical effort a systematic framework for optimal subthreshold device sizing

Post Info
More Details (n/a)

Added	14 May 2011
Updated	14 May 2011
Type	Journal
Year	2011
Where	JISE
Authors	Chao-Hung Lu, Hung-Ming Chen, Chien-Nan Jimmy Liu

Comments (0)