Sciweavers

Share
TVLSI
2016

Designing Tunable Subthreshold Logic Circuits Using Adaptive Feedback Equalization

3 years 8 months ago
Designing Tunable Subthreshold Logic Circuits Using Adaptive Feedback Equalization
—Ultralow-power subthreshold logic circuits are becoming prominent in embedded applications with limited energy budgets. Minimum energy consumption of digital logic circuits can be obtained by operating in the subthreshold regime. However, in this regime process variations can result in up to an order of magnitude variations in ION/IOFF ratios leading to timing errors, which can have a destructive effect on the functionality of the subthreshold circuits. These timing errors become more frequent in scaled technology nodes where process variations are highly prevalent. Therefore, mechanisms to mitigate these timing errors while minimizing the energy consumption are required. In this paper, we propose a tunable adaptive feedback equalizer circuit that can be used with a sequential digital logic to mitigate the process variation effects and reduce the dominant leakage energy component in the subthreshold digital logic circuits. We also present detailed energy-performance models of the ad...
Mahmoud Zangeneh, Ajay Joshi
Added 11 Apr 2016
Updated 11 Apr 2016
Type Journal
Year 2016
Where TVLSI
Authors Mahmoud Zangeneh, Ajay Joshi
Comments (0)
books