Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

4

DATE
2008
IEEE

favoriteEmaildiscussreport

123views Hardware» more DATE 2008»

Efficient Software Architecture for IPSec Acceleration Using a Programmable Security Processor

13 years 11 months ago

Efficient Software Architecture for IPSec Acceleration Using a Programmable Security Processor

Download www.date-conference.com

Janar Thoguluva, Anand Raghunathan, Srimat T. Chak

Real-time Traffic

DATE 2008 | Hardware |

claim paper

Related Content

» Impact of Configurability and Extensibility on IPSec Protocol Execution on Embedded Proces...

» A Packet Scheduling Algorithm for IPSec MultiAccelerator Based Systems

» MTREE A high efficiency security architecture for protecting integrity and privacy of soft...

» HWSW DesignBased Implementation of Vector Median Rational Hybrid Filter

» A Programmable Service Architecture for Mobile Medical Care

» Architectural support for safe software execution on embedded processors

» An Efficient Design of High Speed Network Security Platform using Network Processor

» Sora highperformance software radio using generalpurpose multicore processors

» Vector processing as a softcore CPU accelerator

Post Info
More Details (n/a)

Added	29 May 2010
Updated	29 May 2010
Type	Conference
Year	2008
Where	DATE
Authors	Janar Thoguluva, Anand Raghunathan, Srimat T. Chakradhar

Comments (0)