Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

5

DATE
2003
IEEE

favoriteEmaildiscussreport

69views Hardware» more DATE 2003»

Exploiting Loop-Level Parallelism on Coarse-Grained Reconfigurable Architectures Using Modulo Scheduling

13 years 10 months ago

Exploiting Loop-Level Parallelism on Coarse-Grained Reconfigurable Architectures Using Modulo Scheduling

Download www.scarpaz.com

Bingfeng Mei, Serge Vernalde, Diederik Verkest, Hu

Real-time Traffic

DATE 2003 | Hardware |

claim paper

Related Content

» Mapping Applications to a Coarse Grain Reconfigurable System

» Software Pipelining for CoarseGrained Reconfigurable Instruction Set Processors

» A Compiler Method for MemoryConscious Mapping of Applications on CoarseGrained Reconfigura...

» Exploring the design space of an optimized compiler approach for meshlike coarsegrained re...

» Implementation of a CoarseGrained Reconfigurable Media Processor for AVC Decoder

» CoarseGrain Pipelining on Multiple FPGA Architectures

» A High Performance Application Representation for Reconfigurable Systems

» Exploiting PseudoSchedules to Guide Data Dependence Graph Partitioning

Post Info
More Details (n/a)

Added	04 Jul 2010
Updated	04 Jul 2010
Type	Conference
Year	2003
Where	DATE
Authors	Bingfeng Mei, Serge Vernalde, Diederik Verkest, Hugo De Man, Rudy Lauwereins

Comments (0)