Sciweavers

Share
MICRO
1997
IEEE

The Filter Cache: An Energy Efficient Memory Structure

10 years 4 months ago
The Filter Cache: An Energy Efficient Memory Structure
Most modern microprocessors employ one or two levels of on-chip caches in order to improve performance. These caches are typically implemented with static RAM cells and often occupy a large portion of the chip area. Not surprisingly, these caches often consume a significant amount of power. In many applications, such as portable devices, low power is more important than performance. We propose to trade performance for power consumption by filtering cache references through an unusually small L1 cache. An L2 cache, which is similar in size and structure to a typical L1 cache, is positioned behind the filter cache and serves to reduce the performance loss. Experimental results across a wide range of embedded applications show that the filter cache results in improved memory system energy efficiency. For example, a direct mapped 256-byte filter cache achieves a 58% power reduction while reducing performance by 21%, corresponding to a 51% reduction in the energy-delay product over a conve...
Johnson Kin, Munish Gupta, William H. Mangione-Smi
Added 06 Aug 2010
Updated 06 Aug 2010
Type Conference
Year 1997
Where MICRO
Authors Johnson Kin, Munish Gupta, William H. Mangione-Smith
Comments (0)
books