Sciweavers

Share
DATE
2009
IEEE

Heterogeneous coarse-grained processing elements: A template architecture for embedded processing acceleration

9 years 1 months ago
Heterogeneous coarse-grained processing elements: A template architecture for embedded processing acceleration
Reconfigurable Architectures are good candidates for application accelerators that cannot be set in stone at production time. FPGAs however, often suffer from the area and performance penalty intrinsic in gate-level reconfigurability. To reduce this overhead, coarse-grained reconfigurable arrays (CGRAs) are reconfigurable at the ALU level, but a successful design needs more than computational power—the main bottleneck usually being memory transfers. Just like the integration of hardwired multiplier and memory blocks enabled FPGAs to efficiently implement digital signal processing applications, in this paper we study a customizable architecture template based on heterogeneous processing elements (multipliers, ALU clusters and memories) that provides enough flexibility to realize fast pipelined implementations of various loop kernels on a CGRA.
Giovanni Ansaloni, Paolo Bonzini, Laura Pozzi
Added 20 May 2010
Updated 20 May 2010
Type Conference
Year 2009
Where DATE
Authors Giovanni Ansaloni, Paolo Bonzini, Laura Pozzi
Comments (0)
books