Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

7

DATE
2003
IEEE

favoriteEmaildiscussreport

79views Hardware» more DATE 2003»

High-Level Allocation to Minimize Internal Hardware Wastage

13 years 10 months ago

High-Level Allocation to Minimize Internal Hardware Wastage

Download www.date-conference.com

María C. Molina, José M. Mendí

Real-time Traffic

DATE 2003 | Hardware |

claim paper

Related Content

» Power Constrained HighLevel Synthesis of Battery Powered Digital Systems

» Scheduling and Binding Algorithms for HighLevel Synthesis

» Mapping Applications to an FPFA Tile

» Low power techniques for address encoding and memory allocation

» Module selection and data format conversion for costoptimal DSP synthesis

» Data communication estimation and reduction for reconfigurable systems

» An electric fence for kernel buffers

Post Info
More Details (n/a)

Added	04 Jul 2010
Updated	04 Jul 2010
Type	Conference
Year	2003
Where	DATE
Authors	María C. Molina, José M. Mendías, Román Hermida

Comments (0)