Image quality aware metrics for performance specification of ADC array in 3D CMOS imagers

A three-dimensional (3D) CMOS imager constructed from stacking a pixel array of image sensors, an analog-to-digital converter (ADC) array, and an image signal processor (ISP) array is promising for high throughput imaging applications. The design specifications of the ADC array in the imager, which jointly and concurrently converts the pixel data to produce a final image, must consider both intra-ADC linearity and inter-ADC uniformity. In this paper, we investigate the relationship between the image quality and the linearity of individual ADCs as well as the uniformity of neighboring ADCs in the array. With the insights to this relationship, the specification requirements for the ADC array can be derived based on a desired level of image quality. Categories and Subject Descriptors B.8 Performance and Reliability, B.7.3 Reliability and Testing General Terms Performance, Design, Verification. Keywords Array of electronics, Performance metrics, Yield enhancement

• Type: Journal
• Year: 2011
• Where: DAC
• Authors: Hsiu-Ming Chang, Kwang-Ting (Tim) Cheng
• Keywords: Analog To Digital Converter, Computer Architecture, DAC 2011, Image Sensors, Pixel Array