Sciweavers

Share
IOLTS
2008
IEEE

Integrating Scan Design and Soft Error Correction in Low-Power Applications

10 years 7 months ago
Integrating Scan Design and Soft Error Correction in Low-Power Applications
— Error correcting coding is the dominant technique to achieve acceptable soft-error rates in memory arrays. In many modern circuits, the number of memory elements in the random logic is in the order of the number of SRAM cells on chips only a few years ago. Often latches are clock gated and have to retain their states during longer periods. Moreover, miniaturization has led to elevated susceptibility of the memory elements and further increases the need for protection. This paper presents a fault-tolerant register latch organization that is able to detect single-bit errors while it is clock gated. With active clock, single and multiple errors are detected. The registers can be efficiently integrated similar to the scan design flow, and error detecting or locating information can be collected at module level. The resulting structure can be efficiently reused for offline and general online testing. Keywords— Robust design, fault tolerance, low power, latch, register, single even...
Michael E. Imhof, Hans-Joachim Wunderlich, Christi
Added 31 May 2010
Updated 31 May 2010
Type Conference
Year 2008
Where IOLTS
Authors Michael E. Imhof, Hans-Joachim Wunderlich, Christian G. Zoellin
Comments (0)
books