| Leakage efficient chip-level dual-Vdd assignment with time slack allocation for FPGA power reduction Recent countries visiting this post |  |
 | 4 | United States |
| Leakage efficient chip-level dual-Vdd assignment with time slack allocation for FPGA power reduction Recent countries visiting this post | |
| 4 | United States |