Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

9

DAC
1996
ACM

favoriteEmaildiscussreport

61views Computer Architecture» more DAC 1996»

Lower Bounds on Test Resources for Scheduled Data Flow Graphs

13 years 8 months ago

Lower Bounds on Test Resources for Scheduled Data Flow Graphs

Download poisson.usc.edu

Ishwar Parulkar, Sandeep K. Gupta, Melvin A. Breue

Real-time Traffic

Computer Architecture | DAC 1996 |

claim paper

Related Content

» A new technique for estimating lower bounds on latency for high level synthesis

» Lower Bound Estimation for Low Power HighLevel Synthesis

» Application of a design space exploration tool to enhance interleaver generation

» Optimal module and voltage assignment for lowpower

Post Info
More Details (n/a)

Added	08 Aug 2010
Updated	08 Aug 2010
Type	Conference
Year	1996
Where	DAC
Authors	Ishwar Parulkar, Sandeep K. Gupta, Melvin A. Breuer

Comments (0)