Sciweavers

Share
GLVLSI
2000
IEEE

A new technique for estimating lower bounds on latency for high level synthesis

11 years 5 months ago
A new technique for estimating lower bounds on latency for high level synthesis
In this paper we present a novel and fast estimation technique that produces tight latency lower bounds for Data Flow Graphs representing time critical segments of the application of interest. Our proposed technique can be used to compute a tighter earliest scheduling step for nodes (operations) in the Data Flow Graph and thus be used to improve the result quality of any technique requiring the computation of such Ë È values.
Helvio P. Peixoto, Margarida F. Jacome
Added 31 Jul 2010
Updated 31 Jul 2010
Type Conference
Year 2000
Where GLVLSI
Authors Helvio P. Peixoto, Margarida F. Jacome
Comments (0)
books