Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

9

MICRO
2000
IEEE

favoriteEmaildiscussreport

112views Hardware» more MICRO 2000»

The MAJC Architecture: A Synthesis of Parallelism and Scalability

13 years 4 months ago

The MAJC Architecture: A Synthesis of Parallelism and Scalability

Download www.ece.umd.edu

Marc Tremblay, Jeffrey Chan, Shailender Chaudhry,

Real-time Traffic

Hardware | MICRO 2000 |

claim paper

Related Content

» SoCIN A Parametric and Scalable NetworkonChip

» A datapath synthesis system for the reconfigurable datapath architecture

» A Synthesis System For BusBased Wavefront Array Architectures

» A dualcore programmable decoder for LDPC convolutional codes

» Wave field synthesis for 3D audio architectural prospectives

» Carbon architectural support for finegrained parallelism on chip multiprocessors

» ModelIntegrated Program Synthesis Environment

» Enabling scalability and performance in a large scale CMP environment

» An Organic Computing architecture for visual microprocessors based on Marching Pixels

Post Info
More Details (n/a)

Added	19 Dec 2010
Updated	19 Dec 2010
Type	Journal
Year	2000
Where	MICRO
Authors	Marc Tremblay, Jeffrey Chan, Shailender Chaudhry, Andrew W. Conigliaro, Shing Sheung Tse

Comments (0)