Sciweavers

Share
ISVLSI
2007
IEEE

Minimum-Congestion Placement for Y-interconnects: Some studies and observations

10 years 9 months ago
Minimum-Congestion Placement for Y-interconnects: Some studies and observations
— Y -interconnects for VLSI chips are based on the use of global and semi-global wiring in only 0◦ , 60◦ , and 120◦ . Though X-interconnects are fast replacing the traditional Manhattan (M) interconnects, the very recently proposed Y interconnects have been observed to possess certain key advantages. Y -interconnects tend to consume less routing resources than M-interconnects. Unlike the X-interconnect architectures, Y -interconnect architectures support regular routing grid. This is indeed very important for simplifying manufacturing processes and applying the routing and design rule checking algorithms. Several efficient Y -routing algorithms have been proposed in literature. However, to the best of our knowledge, not much have been reported so far in designing algorithms for Y -interconnectbased VLSI module placement and its effects on the congestion or wire-lengths. In this paper, in an attempt to fill the gap in the existing literature, we propose a novel simulated-annea...
Tuhina Samanta, Prasun Ghosal, Hafizur Rahaman, Pa
Added 04 Jun 2010
Updated 04 Jun 2010
Type Conference
Year 2007
Where ISVLSI
Authors Tuhina Samanta, Prasun Ghosal, Hafizur Rahaman, Parthasarathi Dasgupta
Comments (0)
books