Sciweavers

Share
DATE
2004
IEEE

Modeling and Simulating Memory Hierarchies in a Platform-Based Design Methodology

10 years 8 months ago
Modeling and Simulating Memory Hierarchies in a Platform-Based Design Methodology
This paper presents an environment based on SystemC for architecture specification of programmable systems. Making use of the new architecture description language ArchC, able to capture the processor description as well as the memory subsystem configuration, this environment offers support for system-level specification, intended for platform-based design. As a case study, it is presented the memory architecture exploration for a simple image processing application, yet a more robust environment evaluation is performed through the execution of some real-world benchmarks.
Pablo Viana, Edna Barros, Sandro Rigo, Rodolfo Aze
Added 20 Aug 2010
Updated 20 Aug 2010
Type Conference
Year 2004
Where DATE
Authors Pablo Viana, Edna Barros, Sandro Rigo, Rodolfo Azevedo, Guido Araujo
Comments (0)
books