A multi-FPGA application-specific architecture for accelerating a floating point Fourier Integral Operator