Sciweavers

Share
RSP
2005
IEEE

Optimization Techniques for ADL-Driven RTL Processor Synthesis

10 years 6 months ago
Optimization Techniques for ADL-Driven RTL Processor Synthesis
Nowadays, Architecture Description Languages (ADLs) are getting popular to speed up the development of complex SoC design, by performing the design space explon a higher level of abstraction. This increase in raction level traditionally comes at the cost of low performance of the final Application Specific Instructionset Processor (ASIP) implementation, which is generated automatically from the ADL. There is a pressing need of novel optimization techniques for high level synthesis from ADLs, to compensate for this loss of performance. Two important aspects of these optimizations are the efficient usage of available structural information in the high level architecture descriptions and prudent pruning of overhead, introduced by mapping from ADL to Register Transfer Level (RTL). In this paper, we present two high level optimization techniques, path sharing and decision minimization. These optimization techniques are shown to be of lower complexity, by at least two orders, compared to...
Oliver Schliebusch, Anupam Chattopadhyay, Ernst Ma
Added 25 Jun 2010
Updated 25 Jun 2010
Type Conference
Year 2005
Where RSP
Authors Oliver Schliebusch, Anupam Chattopadhyay, Ernst Martin Witte, David Kammler, Gerd Ascheid, Rainer Leupers, Heinrich Meyr
Comments (0)
books