Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

5

ICCD
2000
IEEE

favoriteEmaildiscussreport

50views Hardware» more ICCD 2000»

Output Prediction Logic: A High-Performance CMOS Design Technique

13 years 9 months ago

Output Prediction Logic: A High-Performance CMOS Design Technique

Download embedded.eecs.berkeley.edu

Larry McMurchie, Su Kio, Gin Yee, Tyler Thorp, Car

Real-time Traffic

ICCD 2000 |

claim paper

Related Content

» A HighPerformance 64bit Adder Implemented in Output Prediction Logic

» Design of high performance two stage CMOS cascode opamps with stable biasing

» The Design of HighPerformance Microprocessors at Digital

» Postlayout comparison of high performance 64b static adders in energydelay space

» Asynchronous Design Methodology for an Efficient Implementation of Low power ALU

» Design of Variable Input Delay Gates for Low Dynamic Power Circuits

» A robust selfresetting CMOS 32bit parallel adder

» An improved method of power control with CMOS classE power amplifiers

» Improving the powerdelay product in SCL circuits using source follower output stage

Post Info
More Details (n/a)

Added	31 Jul 2010
Updated	31 Jul 2010
Type	Conference
Year	2000
Where	ICCD
Authors	Larry McMurchie, Su Kio, Gin Yee, Tyler Thorp, Carl Sechen

Comments (0)