Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

11

DAC
1993
ACM

favoriteEmaildiscussreport

96views Computer Architecture» more DAC 1993»

Performance-Constrained Worst-Case Variability Minimization of VLSI Circuits

13 years 8 months ago

Performance-Constrained Worst-Case Variability Minimization of VLSI Circuits

Download www.eecs.berkeley.edu

Abhijit Dharchoudhury, Sung-Mo Kang

Real-time Traffic

Computer Architecture | DAC 1993 |

claim paper

Related Content

» Comparison of Heuristic Algorithms for Variable Partitioning in Circuit Implementation

» Interconnect delay minimization through interlayer via placement in 3D ICs

» Unified P4 powerperformanceprocessparasitic fast optimization of a NanoCMOS VCO

» A methodology to improve timing yield in the presence of process variations

» Adder and Comparator Synthesis with ExclusiveOR Transform of Inputs

» Fault Testing for Reversible Circuits

» A StimulusFree Probabilistic Model for SingleEventUpset Sensitivity

» Application of fast SOCP based statistical sizing in the microprocessor design flow

» DiCER distributed and costeffective redundancy for variation tolerance

Post Info
More Details (n/a)

Added	09 Aug 2010
Updated	09 Aug 2010
Type	Conference
Year	1993
Where	DAC
Authors	Abhijit Dharchoudhury, Sung-Mo Kang

Comments (0)