Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

7

ICCAD
2001
IEEE

favoriteEmaildiscussreport

109views Hardware» more ICCAD 2001»

Power-Delay Modeling of Dynamic CMOS Gates for Circuit Optimization

14 years 1 months ago

Power-Delay Modeling of Dynamic CMOS Gates for Circuit Optimization

Download www.cs.york.ac.uk

José Luis Rosselló, Jaume Segura

Real-time Traffic

Hardware | ICCAD 2001 |

claim paper

Related Content

» Design of Variable Input Delay Gates for Low Dynamic Power Circuits

» Minimum Dynamic Power CMOS Circuit Design by a Reduced Constraint Set Linear Program

» Synthesis of Low Power CMOS VLSI Circuits Using Dual Supply Voltages

» Total power reduction in CMOS circuits via gate sizing and multiple threshold voltages

» Shielding effect of onchip interconnect inductance

» ILP Based Gate Leakage Optimization Using DKCMOS Library during RTL Synthesis

» Transistor sizing for minimizing power consumption of CMOS circuits under delay constraint

» Algorithm for Achieving Minimum Energy Consumption in CMOS Circuits Using Multiple Supply ...

» A New Method for Design of Robust Digital Circuits

Post Info
More Details (n/a)

Added	17 Mar 2010
Updated	17 Mar 2010
Type	Conference
Year	2001
Where	ICCAD
Authors	José Luis Rosselló, Jaume Segura

Comments (0)