Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

11

ICCD
1996
IEEE

favoriteEmaildiscussreport

86views Hardware» more ICCD 1996»

A Practical Algorithm for Retiming Level-Clocked Circuits

13 years 8 months ago

A Practical Algorithm for Retiming Level-Clocked Circuits

Download www.ece.umn.edu

Naresh Maheshwari, Sachin S. Sapatnekar

Real-time Traffic

Hardware | ICCD 1996 |

claim paper

Related Content

» Marsh minarea retiming with setup and hold constraints

» A New RetimingBased Technology Mapping Algorithm for LUTbased FPGAs

» Accelerating Retiming Under the CoupledEdge Timing Model

» Optimizing sequential cycles through Shannon decomposition and retiming

» Retiming with Interconnect and Gate Delay

» Fast MinimumRegister Retiming via Binary MaximumFlow

» Using precomputation in architecture and logic resynthesis

Post Info
More Details (n/a)

Added	07 Aug 2010
Updated	07 Aug 2010
Type	Conference
Year	1996
Where	ICCD
Authors	Naresh Maheshwari, Sachin S. Sapatnekar

Comments (0)