Sciweavers

Share
TCAD
2008

A Reactive and Cycle-True IP Emulator for MPSoC Exploration

8 years 9 months ago
A Reactive and Cycle-True IP Emulator for MPSoC Exploration
The design of MultiProcessor Systems-on-Chip (MPSoC) emphasizes intellectual-property (IP)-based communication-centric approaches. Therefore, for the optimization of the MPSoC interconnect, the designer must develop traffic models that realistically capture the application behavior as executing on the IP core. In this paper, we introduce a Reactive IP Emulator (RIPE) that enables an effective emulation of the IP-core behavior in multiple environments, including bitand cycle-true simulation. The RIPE is built as a multithreaded instruction-set processor, and it can generate reactive traffic patterns. We compare the RIPE models with cycle-true functional simulation of complex application behavior (tasksynchronization, multitasking, and input/output operations). Our results demonstrate high-accuracy and significant speedups. Furthermore, via a case study, we show the potential use of the RIPE in a design-space-exploration context.
Shankar Mahadevan, Federico Angiolini, Jens Spars&
Added 28 Jan 2011
Updated 28 Jan 2011
Type Journal
Year 2008
Where TCAD
Authors Shankar Mahadevan, Federico Angiolini, Jens Sparsø, Luca Benini, Jan Madsen
Comments (0)
books