Simultaneous optimization of memory configuration and code allocation for low power embedded systems

This paper proposes a hybrid memory architecture which consists of the following two regions; 1) a dynamic power conscious region which uses low Vdd and Vth and 2) a static power conscious region which uses high Vdd and Vth. This paper also proposes an optimization problem for nding the optimal memory division ratio, the code allocation, ratio and Vdd so as to minimize the total power consumption of the memory under constraints of static noise margin (SNM), memory access delay and area overhead. Experimental results demonstrate that the total power consumption can be reduced by 50.8% with 7.7% memory array area overhead without degradations of SNM and access delay. Categories and Subject Descriptors B.3 [MEMORY STRUCTURES]: General General Terms Experimentation Keywords Low power design, On-chip memory, code allocation

• Type: Conference
• Year: 2008
• Where: GLVLSI
• Authors: Tadayuki Matsumura, Tohru Ishihara, Hiroto Yasuura
• Keywords: GLVLSI 2008, Hybrid Memory Architecture, Power Conscious Region, Total Power Consumption, VLSI