Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

12

ISLPED
1996
ACM

favoriteEmaildiscussreport

143views Hardware» more ISLPED 1996»

Stage-skip pipeline: a low power processor architecture using a decoded instruction buffer

13 years 8 months ago

Stage-skip pipeline: a low power processor architecture using a decoded instruction buffer

Download www.cecs.uci.edu

Mitsuru Hiraki, Raminder Singh Bajwa, Hirotsugu Ko

Real-time Traffic

Hardware | ISLPED 1996 |

claim paper

Related Content

» Addressing mode driven low power data caches for embedded processors

» PowerAware Control Speculation through Selective Throttling

» Reducing Power Consumption of Dedicated Processors Through Instruction Set Encoding

» A LowPower DSP for Wireless Communications

» Energy Aware Register File Implementation through Instruction Predecode

» Automatic ADLbased operand isolation for embedded processors

» An efficient wakeup design for energy reduction in highperformance superscalar processors

» Techniques for low energy software

» A fast onchip profiler memory

Post Info
More Details (n/a)

Added	08 Aug 2010
Updated	08 Aug 2010
Type	Conference
Year	1996
Where	ISLPED
Authors	Mitsuru Hiraki, Raminder Singh Bajwa, Hirotsugu Kojima, Douglas J. Gorny, Ken-ichi Nitta, Avadhani Shridhar, Katsuro Sasaki, Koichi Seki

Comments (0)