Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

8

VLSID
2007
IEEE

favoriteEmaildiscussreport

112views VLSI» more VLSID 2007»

Synthesizing "Verification Aware" Models: Why and How?

14 years 4 months ago

Synthesizing "Verification Aware" Models: Why and How?

Download www.nec-labs.com

Malay K. Ganai, Akira Mukaiyama, Aarti Gupta, Kazu

Real-time Traffic

Computer Architecture | VLSID 2007 |

claim paper

Related Content

» Practical fast Monte Carlo statistical static timing analysis why and how

Post Info
More Details (n/a)

Added	30 Nov 2009
Updated	30 Nov 2009
Type	Conference
Year	2007
Where	VLSID
Authors	Malay K. Ganai, Akira Mukaiyama, Aarti Gupta, Kazutoshi Wakabayashi

Comments (0)