Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

5

DAC
2002
ACM

favoriteEmaildiscussreport

88views Computer Architecture» more DAC 2002»

System-level performance optimization of the data queueing memory management in high-speed network processors

14 years 5 months ago

System-level performance optimization of the data queueing memory management in high-speed network processors

Download www.arl.wustl.edu

Chantal Ykman-Couvreur, J. Lambrecht, Diederik Ver

Real-time Traffic

DAC 2002 | Design Automation | Subject Descriptors |

claim paper

Related Content

» Queue Management in Network Processors

» Hybrid Cache Architecture for High Speed Packet Processing

» Coherent Network Interfaces for FineGrain Communication

» The Remote Enqueue Operation on Networks of Workstations

» Design and performance analysis of a DRAMbased statistics counter array architecture

» A ThroughputDriven Task Creation and Mapping for Network Processors

» Compilation of stream programs for multicore processors that incorporate scratchpad memori...

» Query CoProcessing on Commodity Hardware

» Removing the memory limitations of sensor networks with flashbased virtual memory

Post Info
More Details (n/a)

Added	13 Nov 2009
Updated	13 Nov 2009
Type	Conference
Year	2002
Where	DAC
Authors	Chantal Ykman-Couvreur, J. Lambrecht, Diederik Verkest, Francky Catthoor, Aristides Nikologiannis, George E. Konstantoulakis

Comments (0)