Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

10

DFT
1998
IEEE

favoriteEmaildiscussreport

96views VLSI» more DFT 1998»

A Systematic Approach for Diagnosing Multiple Delay Faults

13 years 8 months ago

A Systematic Approach for Diagnosing Multiple Delay Faults

Download users.ece.utexas.edu

In the presence of multiple delay faults, automated diagnostic procedures that make a single fault assumption may give an incorrect diagnosis. In this paper, a systematic approach is proposed for delay fault diagnosis under a multiple fault assumption. Information from the failing test vectors are used to construct a list of single and multiple fault suspects that may have caused all of the observed faulty response. The list of suspects is then pruned and ranked in a novel way by using information from the passing test vectors combined with static timing information.

Jayabrata Ghosh-Dastidar, Nur A. Touba

Real-time Traffic

DFT 1998 | Fault Assumption | Multiple Fault | Single Fault Assumption | VLSI |

claim paper

Related Content

» Diagnosing multiple transition faults in the absence of timing information

» A Qualitative Approach to Multiple Fault Isolation in Continuous Systems

» An Efficient and Effective Methodology on the Multiple Fault Diagnosis

» A systematic approach to modeling and analysis of transient faults in logic circuits

» Diagnosing decision quality

» MONSOON SATBased ATPG for Path Delay Faults Using MultipleValued Logics

» Longest path selection for delay test under process variation

» Using ProcessLevel Redundancy to Exploit Multiple Cores for Transient Fault Tolerance

» Systematic softwarebased selftest for pipelined processors

Post Info
More Details (n/a)

Added	04 Aug 2010
Updated	04 Aug 2010
Type	Conference
Year	1998
Where	DFT
Authors	Jayabrata Ghosh-Dastidar, Nur A. Touba

Comments (0)