Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

7

JISE
2008

favoriteEmaildiscussreport

43views more JISE 2008»

A Two-level Simultaneous Test Data and Time Reduction Technique for SOC

13 years 5 months ago

A Two-level Simultaneous Test Data and Time Reduction Technique for SOC

Download www.iis.sinica.edu.tw

Yu-Te Liaw, Bing-Chuan Bai, James Chien-Mo Li

Real-time Traffic

JISE 2008 |

claim paper

Related Content

» Scan Power Reduction Through Test Data Transition Frequency Analysis

» SoC testing using LFSR reseeding and scanslicebased TAM optimization and test scheduling

» A nonintrusive isolation approach for soft cores

» Test application time and volume compression through seed overlapping

» Virtual Compression through Test Vector Stitching for Scan Based Designs

» A framework for testing corebased systemsonachip

» A method for analyzing censored survival phenotype with gene expression data

Post Info
More Details (n/a)

Added	13 Dec 2010
Updated	13 Dec 2010
Type	Journal
Year	2008
Where	JISE
Authors	Yu-Te Liaw, Bing-Chuan Bai, James Chien-Mo Li

Comments (0)