Sciweavers

ASPDAC
2001
ACM
185views Hardware» more  ASPDAC 2001»
13 years 9 months ago
Power optimization and management in embedded systems
Power-efficient design requires reducing power dissipation in all parts of the design and during all stages of the design process subject to constraints on the system performance ...
Massoud Pedram
ASPDAC
2001
ACM
159views Hardware» more  ASPDAC 2001»
13 years 9 months ago
Design and implementation of JPEG encoder IP core
Chung-Jr Lian, Liang-Gee Chen, Hao-Chieh Chang, Yu...
ASPDAC
2001
ACM
137views Hardware» more  ASPDAC 2001»
13 years 9 months ago
Optimized address assignment for DSPs with SIMD memory accesses
This paper deals with address assignment in code generation for digital signal processors (DSPs) with SIMD (single instruction multiple data) memory accesses. In these processors ...
Markus Lorenz, David Koffmann, Steven Bashford, Ra...
ASPDAC
2001
ACM
130views Hardware» more  ASPDAC 2001»
13 years 9 months ago
Area/delay estimation for digital signal processor cores
Hardware/software partitioning is one of the key processes in a hardware/software cosynthesis system for digital signal processor cores. In hardware/software partitioning, area and...
Yuichiro Miyaoka, Yoshiharu Kataoka, Nozomu Togawa...
ASPDAC
2001
ACM
127views Hardware» more  ASPDAC 2001»
13 years 9 months ago
High-level design for asynchronous logic
Asynchronous, self-timed, logic is often eschewed in digital design because of its ad-hoc methodologies and lack of available design tools. This paper describes a complete High Le...
Ross Smith, Michiel M. Ligthart
Hardware
Top of PageReset Settings