Sciweavers

263 search results - page 1 / 53
» A Constraint Network Based Approach to Memory Layout Optimiz...
Sort
View
CORR
2007
Springer
52views Education» more  CORR 2007»
13 years 5 months ago
A Constraint Network Based Approach to Memory Layout Optimization
G. Chen, Mahmut T. Kandemir, Mustafa Karaköy
GD
2008
Springer
13 years 6 months ago
Dunnart: A Constraint-Based Network Diagram Authoring Tool
We present a new network diagram authoring tool, Dunnart, that provides continuous network layout. It continuously adjusts the layout in response to user interaction, while still m...
Tim Dwyer, Kim Marriott, Michael Wybrow
EUROSYS
2007
ACM
14 years 2 months ago
Removing the memory limitations of sensor networks with flash-based virtual memory
Virtual memory has been successfully used in different domains to extend the amount of memory available to applications. We have adapted this mechanism to sensor networks, where,...
Andreas Lachenmann, Pedro José Marró...
VLSID
2008
IEEE
138views VLSI» more  VLSID 2008»
14 years 5 months ago
Memory Architecture Exploration Framework for Cache Based Embedded SOC
Today's feature-rich multimedia products require embedded system solution with complex System-on-Chip (SoC) to meet market expectations of high performance at a low cost and l...
T. S. Rajesh Kumar, C. P. Ravikumar, R. Govindaraj...
IPPS
1999
IEEE
13 years 9 months ago
A Graph Based Framework to Detect Optimal Memory Layouts for Improving Data Locality
In order to extract high levels of performance from modern parallel architectures, the effective management of deep memory hierarchies is very important. While architectural advan...
Mahmut T. Kandemir, Alok N. Choudhary, J. Ramanuja...