VLSID 2008 - PDF Preprint Papers

VLSID 2008 International Conference on VLSI Design

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed VLSID-2008 Paper

click to vote

VLSID
2008
IEEE

225views VLSI» more VLSID 2008»

Formal Verification of a Public-Domain DDR2 Controller Design

14 years 5 months ago

Download oskitech.com

This paper demonstrates a formal verificationplanning process and presents associated verification strategy that we believe is an essential (yet often neglected) step in an ASIC o...

Abhishek Datta, Vigyan Singhal

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	225	Formal Verification of a Public-Domain DDR2 Controller Design	claim
2	191	Programming and Performance Modelling of Automotive ECU Networks	claim
3	166	Exploring the Processor and ISA Design for Wireless Sensor Network Applications	claim
4	153	Total Power Minimization in Glitch-Free CMOS Circuits Considering Process Variation	claim
5	151	Predictable Implementation of Real-Time Applications on Multiprocessor Systems-on-Chip	claim
6	150	PTSMT: A Tool for Cross-Level Power, Performance, and Thermal Exploration of SMT Processors	claim
7	149	NBTI Degradation: A Problem or a Scare?	claim
8	142	Temperature and Process Variations Aware Power Gating of Functional Units	claim
9	142	Incorporating PVT Variations in System-Level Power Exploration of On-Chip Communication Architectures	claim
10	138	Memory Architecture Exploration Framework for Cache Based Embedded SOC	claim
11	133	Exhaustive Enumeration of Legal Custom Instructions for Extensible Processors	claim
12	128	Addressing the Challenges of Synchronization/Communication and Debugging Support in Hardware/Software Cosimulation	claim
13	128	A Novel Approach to Compute Spatial Reuse in the Design of Custom Instructions	claim
14	122	A Module Checking Based Converter Synthesis Approach for SoCs	claim
15	122	Testing Flash Memories for Tunnel Oxide Defects	claim
16	122	Implementing the Best Processor Cores	claim
17	120	Continuous Frequency Adjustment Technique Based on Dynamic Workload Prediction	claim
18	117	Single Event Upset: An Embedded Tutorial	claim
19	111	Power Reduction of Functional Units Considering Temperature and Process Variations	claim
20	95	A New Threshold Voltage Model for Omega Gate Cylindrical Nanowire Transistor	claim
21	94	Industry Standards from Accellera	claim
22	93	Watermarking Video Clips with Workload Information for DVS	claim
23	83	Efficient Linear Macromodeling via Discrete-Time Time-Domain Vector Fitting	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers