Sciweavers

32 search results - page 2 / 7
» A Decimal Floating-Point Specification
Sort
View
ARITH
2007
IEEE
14 years 9 days ago
Decimal Floating-Point Adder and Multifunction Unit with Injection-Based Rounding
Shrinking feature sizes gives more headroom for designers to extend the functionality of microprocessors. The IEEE 754R working group has revised the IEEE 754-1985 Standard for Bi...
Liang-Kai Wang, Michael J. Schulte
ARITH
2007
IEEE
14 years 9 days ago
Decimal Floating-Point Multiplication Via Carry-Save Addition
Decimal multiplication is important in many commercial applications including financial analysis, banking, tax calculation, currency conversion, insurance, and accounting. This p...
Mark A. Erle, Michael J. Schulte, Brian J. Hickman...
ASAP
2005
IEEE
142views Hardware» more  ASAP 2005»
13 years 11 months ago
Decimal Floating-Point Square Root Using Newton-Raphson Iteration
With continued reductions in feature size, additional functionality may be added to future microprocessors to boost the performance of important application domains. Due to growth...
Liang-Kai Wang, Michael J. Schulte
ARITH
2009
IEEE
14 years 24 days ago
A Decimal Floating-Point Adder with Decoded Operands and a Decimal Leading-Zero Anticipator
The IEEE 754-2008 Standard for Floating-Point Arithmetic was officially approved this year. One of the most
Liang-Kai Wang, Michael J. Schulte
ARITH
2009
IEEE
14 years 24 days ago
Energy and Delay Improvement via Decimal Floating Point Units
Interest in decimal arithmetic increased considerably in recent years. This paper presents new designs for decimal floating point (DFP) addition, multiplication, fused multiplyad...
Hossam A. H. Fahmy, Ramy Raafat, Amira M. Abdel-Ma...