Sciweavers

39 search results - page 1 / 8
» A Formal Verification Environment for Railway Signaling Syst...
Sort
View
FMSD
1998
74views more  FMSD 1998»
13 years 5 months ago
A Formal Verification Environment for Railway Signaling System Design
Cinzia Bernardeschi, Alessandro Fantechi, Stefania...
IFIP
2009
Springer
14 years 9 days ago
Contextual Inquiry in Signal Boxes of a Railway Organization
A number of selected field-study techniques have been validated in a case study in the domain of railway signal boxes. The context of this work is the endeavour of a human-centred ...
Joke Van Kerckhoven, Sabine Geldof, Bart Vermeersc...
ICCS
2007
Springer
13 years 9 months ago
Formal Verification of Analog and Mixed Signal Designs in Mathematica
In this paper, we show how symbolic algebra in Mathematica can be used to formally verify analog and mixed signal designs. The verification methodology is based on combining induct...
Mohamed H. Zaki, Ghiath Al Sammane, Sofiène...
AGTIVE
2007
Springer
13 years 9 months ago
Visualization, Simulation and Analysis of Reconfigurable Systems
Meta-modeling is well known to define the basic concepts of domain-specific languages in an object-oriented way. Based on graph transformation, an abstract meta-model may be enhanc...
Claudia Ermel, Karsten Ehrig
FDL
2007
IEEE
13 years 9 months ago
Towards Assertion Based Verification of Analog and Mixed Signal Designs Using PSL
Abstract-- Analog and Mixed Signal (AMS) designs are important integrated systems that link digital circuits to the analog world. Following the success of PSL verification methodol...
Ghiath Al Sammane, Mohamed H. Zaki, Zhi Jie Dong, ...