Sciweavers

44 search results - page 1 / 9
» A Generic Model for Formally Verifying NoC Communication Arc...
Sort
View
NOCS
2007
IEEE
13 years 11 months ago
A Generic Model for Formally Verifying NoC Communication Architectures: A Case Study
Dominique Borrione, Amr Helmy, Laurence V. Pierre,...
FAC
2008
97views more  FAC 2008»
13 years 5 months ago
A functional formalization of on chip communications
This paper presents a formal model and a systematic approach to the validation of communication tures at a high level of abstraction. This model is described mathematically by a fu...
Julien Schmaltz, Dominique Borrione
FAC
2007
128views more  FAC 2007»
13 years 5 months ago
Verifying a signature architecture: a comparative case study
Abstract. We report on a case study in applying different formal methods to model and verify an architecture for administrating digital signatures. The architecture comprises seve...
David A. Basin, Hironobu Kuruma, Kunihiko Miyazaki...
ICCD
2004
IEEE
98views Hardware» more  ICCD 2004»
14 years 2 months ago
Thermal-Aware IP Virtualization and Placement for Networks-on-Chip Architecture
Networks-on-Chip (NoC), a new SoC paradigm, has been proposed as a solution to mitigate complex on-chip interconnect problems. NoC architecture consists of a collection of IP core...
Wei-Lun Hung, Charles Addo-Quaye, Theo Theocharide...
DAC
1997
ACM
13 years 8 months ago
Formal Verification of FIRE: A Case Study
We present our experiences with the formal verification of an automotive chip used to control the safety features in a car. We used a BDD based model checker in our work. We descr...
Jae-Young Jang, Shaz Qadeer, Matt Kaufmann, Carl P...