Sciweavers

2 search results - page 1 / 1
» A Heuristic for Peak Power Constrained Design of Network-on-...
Sort
View
VLSID
2005
IEEE
121views VLSI» more  VLSID 2005»
14 years 5 months ago
A Heuristic for Peak Power Constrained Design of Network-on-Chip (NoC) Based Multimode Systems
Designing NoC-based systems has become increasingly complex with support for multiple functionalities. Decisions regarding interconnections between the heterogeneous system compon...
Praveen Bhojwani, Rabi N. Mahapatra, Eun Jung Kim,...
IESS
2007
Springer
165views Hardware» more  IESS 2007»
13 years 11 months ago
Data Reuse Driven Memory and Network-On-Chip Co-Synthesis
NoCs present a possible communication infrastructure solution to deal with increased design complexity and shrinking time-to-market. The communication infrastructure is a signific...
Ilya Issenin, Nikil Dutt