Sciweavers

5 search results - page 1 / 1
» A High Resolution Nonlinearity Correcting A D Converter Arch...
Sort
View
ISCAS
2006
IEEE
146views Hardware» more  ISCAS 2006»
13 years 11 months ago
CMOS image sensor with analog gamma correction using nonlinear single-slope ADC
A human eye has the logarithmic response over wide range of light intensity. Although the gain can be set high to Dout identify details in darker area on the image, this results in...
Seogheon Ham, Yonghee Lee, Wunki Jung, Seunghyun L...
FPGA
2009
ACM
482views FPGA» more  FPGA 2009»
13 years 9 months ago
A 17ps time-to-digital converter implemented in 65nm FPGA technology
This paper presents a new architecture for time-to-digital conversion enabling a time resolution of 17ps over a range of 50ns with a conversion rate of 20MS/s. The proposed archit...
Claudio Favi, Edoardo Charbon
DAC
2010
ACM
13 years 3 months ago
An error tolerance scheme for 3D CMOS imagers
A three-dimensional (3D) CMOS imager constructed by stacking a pixel array of backside illuminated sensors, an analog-to-digital converter (ADC) array, and an image signal process...
Hsiu-Ming Chang, Jiun-Lang Huang, Ding-Ming Kwai, ...
3DIM
2007
IEEE
13 years 11 months ago
3D laser measurement system for large scale architectures using multiple mobile robots
In order to construct three dimensional shape models of large scale architectures by a laser range finder, a number of range images are normally taken from various viewpoints and...
Ryo Kurazume, Yukihiro Tobata, Yumi Iwashita, Tsut...