Sciweavers

287 search results - page 57 / 58
» A Unified Approach for Verification and Validation of System...
Sort
View
JUCS
2008
162views more  JUCS 2008»
13 years 5 months ago
Composition and Run-time Adaptation of Mismatching Behavioural Interfaces
Abstract: Reuse of software entities such as components or Web services raise composition issues since, most of the time, they present mismatches in their interfaces. These mismatc...
Javier Cámara, Gwen Salaün, Carlos Can...
CODES
2008
IEEE
14 years 3 days ago
Static analysis of processor stall cycle aggregation
Processor Idle Cycle Aggregation (PICA) is a promising approach for low power execution of processors, in which small memory stalls are aggregated to create a large one, and the p...
Jongeun Lee, Aviral Shrivastava
ARCS
2009
Springer
14 years 7 days ago
Improving Memory Subsystem Performance Using ViVA: Virtual Vector Architecture
The disparity between microprocessor clock frequencies and memory latency is a primary reason why many demanding applications run well below peak achievable performance. Software c...
Joseph Gebis, Leonid Oliker, John Shalf, Samuel Wi...
CODES
2005
IEEE
13 years 11 months ago
Memory access optimizations in instruction-set simulators
Design of programmable processors and embedded applications requires instruction-set simulators for early exploration and validation of candidate architectures. Interpretive simul...
Mehrdad Reshadi, Prabhat Mishra
CAISE
2001
Springer
13 years 10 months ago
Relaxed Soundness of Business Processes
Business processes play a central role in the reorganization of a company and the (re)design of the respective information system(s). Typically the processes are described with the...
Juliane Dehnert, Peter Rittgen