CODES 2008 - PDF Preprint Papers

CODES 2008 International Workshop on Hardware/Software Co-Design

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed CODES-2008 Paper

click to vote

CODES
2008
IEEE

222views Software Engineering» more CODES 2008»

Application specific non-volatile primary memory for embedded systems

13 years 6 months ago

Download www.cecs.uci.edu

Memory subsystems have been considered as one of the most critical components in embedded systems and furthermore, displaying increasing complexity as application requirements div...

Kwangyoon Lee, Alex Orailoglu

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Related Conferences

Id	Views	Title	Status

1	222	Application specific non-volatile primary memory for embedded systems	claim
2	180	Guaranteed scheduling for repetitive hard real-time tasks under the maximal temperature constraint	claim
3	175	Cache-aware optimization of BAN applications	claim
4	171	Online adaptive utilization control for real-time embedded multiprocessor systems	claim
5	171	Model checking SystemC designs using timed automata	claim
6	169	Symbolic voter placement for dependability-aware system synthesis	claim
7	166	Asynchronous transient resilient links for NoC	claim
8	161	Intra- and inter-processor hybrid performance modeling for MPSoC architectures	claim
9	152	Distributed flit-buffer flow control for networks-on-chip	claim
10	148	System-level mitigation of WID leakage power variability using body-bias islands	claim
11	148	Power reduction via macroblock prioritization for power aware H.264 video applications	claim
12	148	Profiling of lossless-compression algorithms for a novel biomedical-implant architecture	claim
13	142	Don't forget memories: a case study redesigning a pattern counting ASIC circuit for FPGAs	claim
14	139	Software optimization for MPSoC: a mpeg-2 decoder case study	claim
15	137	Distributed and low-power synchronization architecture for embedded multiprocessors	claim
16	137	Scratchpad allocation for concurrent embedded software	claim
17	131	SPaC: a symbolic pareto calculator	claim
18	127	Reliable performance analysis of a multicore multithreaded system-on-chip	claim
19	126	Methodology for multi-granularity embedded processor power model generation for an ESL design flow	claim
20	123	Performance debugging of Esterel specifications	claim
21	121	Specification-based compaction of directed tests for functional validation of pipelined processors	claim
22	121	Design and defect tolerance beyond CMOS	claim
23	120	A time-predictable system initialization design for huge-capacity flash-memory storage systems	claim
24	119	ODOR: a microresonator-based high-performance low-cost router for optical networks-on-Chip	claim
25	117	Static analysis for fast and accurate design space exploration of caches	claim
26	114	Static analysis of processor stall cycle aggregation	claim
27	111	Holistic design and caching in mobile computing	claim
28	109	A security monitoring service for NoCs	claim
29	108	Extending open core protocol to support system-level cache coherence	claim
30	105	Speculative DMA for architecturally visible storage in instruction set extensions	claim
31	105	Deterministic service guarantees for nand flash using partial block cleaning	claim
32	103	You can catch more bugs with transaction level honey	claim
33	102	Highly-cited ideas in system codesign and synthesis	claim
34	101	Slack analysis in the system design loop	claim
35	98	Dynamic tuning of configurable architectures: the AWW online algorithm	claim
36	97	A performance-oriented hardware/software partitioning for datapath applications	claim
37	96	Simulation and embedded software development for Anton, a parallel machine with heterogeneous multicore ASICs	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers