Sciweavers

31 search results - page 2 / 7
» A Unified Framework for the Formal Verification of Sequentia...
Sort
View
DAC
2009
ACM
14 years 6 months ago
Computing bounds for fault tolerance using formal techniques
Continuously shrinking feature sizes result in an increasing susceptibility of circuits to transient faults, e.g. due to environmental radiation. Approaches to implement fault tol...
André Sülflow, Görschwin Fey, Rol...
ICCAD
1996
IEEE
93views Hardware» more  ICCAD 1996»
13 years 10 months ago
VERILAT: verification using logic augmentation and transformations
This paper presents a new framework for formal logic verification. What is depicted here is fundamentally different from previous approaches. In earlier approaches, the circuit is ...
Dhiraj K. Pradhan, Debjyoti Paul, Mitrajit Chatter...
HICSS
1999
IEEE
112views Biometrics» more  HICSS 1999»
13 years 10 months ago
Defining Uniform and Hybrid Memory Consistency Models on a Unified Framework
The behavior of Distributed Shared Memory Systems is dictated by the Memory Consistency Model. Several Memory Consistency Models have been proposed in the literature and they fit ...
Alba Cristina Magalhaes Alves de Melo
CAV
2007
Springer
227views Hardware» more  CAV 2007»
13 years 9 months ago
The TASM Toolset: Specification, Simulation, and Formal Verification of Real-Time Systems
Abstract. In this paper, we describe the features of the Timed Abstract State Machine toolset. The toolset implements the features of the Timed Abstract State Machine (TASM) langua...
Martin Ouimet, Kristina Lundqvist
SAC
2008
ACM
13 years 5 months ago
A framework for performance evaluation and functional verification in stochastic process algebras
Despite its relatively short history, a wealth of formalisms exist for algebraic specification of stochastic systems. The goal of this paper is to give such formalisms a unifying ...
Hossein Hojjat, Mohammad Reza Mousavi, Marjan Sirj...