Sciweavers

2 search results - page 1 / 1
» A built-in redundancy-analysis scheme for RAMs with 2D redun...
Sort
View
DATE
2006
IEEE
114views Hardware» more  DATE 2006»
13 years 11 months ago
A built-in redundancy-analysis scheme for RAMs with 2D redundancy using 1D local bitmap
Built-in self-repair (BISR) technique is gaining popular for repairing embedded memory cores in system-onchips (SOCs). To increase the utilization of memory redundancy, the BISR t...
Tsu-Wei Tseng, Jin-Fu Li, Da-Ming Chang
ITC
2003
IEEE
168views Hardware» more  ITC 2003»
13 years 10 months ago
A Built-In Self-Repair Scheme for Semiconductor Memories with 2-D Redundancy
Embedded memories are among the most widely used cores in current system-on-chip (SOC) implementations. Memory cores usually occupy a significant portion of the chip area, and do...
Jin-Fu Li, Jen-Chieh Yeh, Rei-Fu Huang, Cheng-Wen ...