Sciweavers

183 search results - page 1 / 37
» A case for multi-level main memory
Sort
View
PDIS
1996
IEEE
13 years 8 months ago
Distributed Multi-Level Recovery in Main-Memory Databases
Philip Bohannon, James Parker, Rajeev Rastogi, S. ...
SIGMOD
1991
ACM
104views Database» more  SIGMOD 1991»
13 years 7 months ago
Managing Persistent Objects in a Multi-Level Store
This paper presents an architecture for a persistent object store in which multi-level storage is explicitly included. Traditionally, DBMSs have assumed that all accessible data r...
Michael Stonebraker
ISCA
1998
IEEE
145views Hardware» more  ISCA 1998»
13 years 8 months ago
Multi-Level Texture Caching for 3D Graphics Hardware
Traditional graphics hardware architectures implement what we call the push architecture for texture mapping. Local memory is dedicated to the accelerator for fast local retrieval...
Michael Cox, Narendra Bhandri, Michael Shantz
DATE
2003
IEEE
134views Hardware» more  DATE 2003»
13 years 9 months ago
A Multi-Level Design Flow for Incorporating IP Cores: Case Study of 1D Wavelet IP Integration
The design of high performance multimedia systems in a short time force us to use IP's blocks in many designs. However, their correct integration in a design implies more com...
Adel Baganne, Imed Bennour, Mehrez Elmarzougui, Ri...
TVLSI
2010
12 years 11 months ago
Improving Multi-Level NAND Flash Memory Storage Reliability Using Concatenated BCH-TCM Coding
By storing more than one bit in each memory cell, multi-level per cell (MLC) NAND flash memories are dominating global flash memory market due to their appealing storage density ad...
Shu Li, Tong Zhang