Sciweavers

29 search results - page 5 / 6
» A programmable built-in self-test core for embedded memories
Sort
View
DATE
2003
IEEE
104views Hardware» more  DATE 2003»
13 years 11 months ago
A P1500-Compatible Programmable BIST Approach for the Test of Embedded Flash Memories
In this paper we present a microprocessor-based approach suitable for embedded flash memory testing in a System-on-achip (SOC) environment. The main novelty of the approach is the...
Paolo Bernardi, Maurizio Rebaudengo, Matteo Sonza ...
WMPI
2004
ACM
13 years 11 months ago
Compiler-optimized usage of partitioned memories
In order to meet the requirements concerning both performance and energy consumption in embedded systems, new memory architectures are being introduced. Beside the well-known use o...
Lars Wehmeyer, Urs Helmig, Peter Marwedel
DATE
2007
IEEE
174views Hardware» more  DATE 2007»
14 years 3 days ago
ATLAS: a chip-multiprocessor with transactional memory support
Chip-multiprocessors are quickly becoming popular in embedded systems. However, the practical success of CMPs strongly depends on addressing the difficulty of multithreaded appli...
Njuguna Njoroge, Jared Casper, Sewook Wee, Yuriy T...
ICCAD
1994
IEEE
116views Hardware» more  ICCAD 1994»
13 years 10 months ago
Design of heterogeneous ICs for mobile and personal communication systems
{ Mobile and personal communication systems form key market areas for the electronics industry of the nineties. Stringent requirements in terms of exibility, performance and power...
Gert Goossens, Ivo Bolsens, Bill Lin, Francky Catt...
TCAD
2010
124views more  TCAD 2010»
13 years 15 days ago
A Reconfigurable Source-Synchronous On-Chip Network for GALS Many-Core Platforms
Abstract--This paper presents a GALS-compatible circuitswitched on-chip network that is well suited for use in many-core platforms targeting streaming DSP and embedded applications...
Anh Thien Tran, Dean Nguyen Truong, Bevan M. Baas