Sciweavers

50 search results - page 10 / 10
» An Automated Mapping of Timed Functional Specification to a ...
Sort
View
DAC
2004
ACM
14 years 6 months ago
Dynamic FPGA routing for just-in-time FPGA compilation
Just-in-time (JIT) compilation has previously been used in many applications to enable standard software binaries to execute on different underlying processor architectures. Howev...
Roman L. Lysecky, Frank Vahid, Sheldon X.-D. Tan
VLSID
2003
IEEE
147views VLSI» more  VLSID 2003»
14 years 5 months ago
SoC Synthesis with Automatic Hardware Software Interface Generation
Design of efficient System-on-Chips (SoCs) require thorough application analysis to identify various compute intensive parts. These compute intensive parts can be mapped to hardwa...
Amarjeet Singh 0002, Amit Chhabra, Anup Gangwar, B...
EURONGI
2008
Springer
13 years 7 months ago
Interference-Aware Channel Assignment in Wireless Mesh Networks
DED ABSTRACT The increased popularity and the growth in the number of deployed IEEE 802.11 Access Points (APs) have raised the opportunity to merge together various disjointed wire...
Rosario Giuseppe Garroppo, Stefano Giordano, David...
NAR
2007
145views more  NAR 2007»
13 years 4 months ago
Primer3Plus, an enhanced web interface to Primer3
Here we present Primer3Plus, a new web interface to the popular Primer3 primer design program as an enhanced alternative for the CGI- scripts that come with Primer3. Primer3 consi...
Andreas Untergasser, Harm Nijveen, Xiangyu Rao, To...
BMCBI
2011
12 years 11 months ago
PheMaDB: A solution for storage, retrieval, and analysis of high throughput phenotype data
Background: OmniLog™ phenotype microarrays (PMs) have the capability to measure and compare the growth responses of biological samples upon exposure to hundreds of growth condit...
Wenling E. Chang, Keri Sarver, Brandon W. Higgs, T...