Sciweavers

17 search results - page 4 / 4
» An FPGA architecture for CABAC decoding in manycore systems
Sort
View
IOLTS
2005
IEEE
125views Hardware» more  IOLTS 2005»
13 years 11 months ago
Design of a Self Checking Reed Solomon Encoder
— In this paper, an innovative self-checking Reed Solomon encoder architecture is described. The presented architecture exploits some properties of the arithmetic operations in G...
Gian-Carlo Cardarilli, Salvatore Pontarelli, Marco...
DAC
2005
ACM
14 years 6 months ago
Hardware speech recognition for user interfaces in low cost, low power devices
We propose a system architecture for real-time hardware speech recognition on low-cost, power-constrained devices. The system is intended to support real-time speech-based user in...
Sergiu Nedevschi, Rabin K. Patra, Eric A. Brewer