Sciweavers

67 search results - page 1 / 14
» An IDDQ Sensor for Concurrent Timing Error Detection
Sort
View
DFT
1997
IEEE
93views VLSI» more  DFT 1997»
13 years 9 months ago
An IDDQ Sensor for Concurrent Timing Error Detection
Abstract— Error control is a major concern in many computer systems, particularly those deployed in critical applications. Experience shows that most malfunctions during system o...
Christopher G. Knight, Adit D. Singh, Victor P. Ne...
FTCS
1994
140views more  FTCS 1994»
13 years 6 months ago
Concurrent Error Detection in Self-Timed VLSI
This paper examines architectural techniques for providing concurrent error detection in self-timed VLSI pipelines. Signal pairs from Differential Cascode Voltage Switch Logic are...
David A. Rennels, Hyeongil Kim
TVLSI
2002
102views more  TVLSI 2002»
13 years 4 months ago
Algorithm level re-computing using implementation diversity: a register transfer level concurrent error detection technique
Concurrent error detection (CED) based on time redundancy entails performing the normal computation and the re-computation at different times and then comparing their results. Time...
Ramesh Karri, Kaijie Wu
ITC
2003
IEEE
162views Hardware» more  ITC 2003»
13 years 10 months ago
Concurrent Error Detection in Linear Analog Circuits Using State Estimation
We present a novel methodology for concurrent error detection in linear analog circuits. We develop a rigorous theory that yields an error detection circuit of size that is, in ge...
Haralampos-G. D. Stratigopoulos, Yiorgos Makris
CHES
2004
Springer
170views Cryptology» more  CHES 2004»
13 years 10 months ago
Concurrent Error Detection Schemes for Involution Ciphers
Because of the rapidly shrinking dimensions in VLSI, transient and permanent faults arise and will continue to occur in the near future in increasing numbers. Since cryptographic c...
Nikhil Joshi, Kaijie Wu, Ramesh Karri