Sciweavers

81 search results - page 3 / 17
» An Integrated Framework for Architecture Level Exploration o...
Sort
View
SAMOS
2005
Springer
13 years 10 months ago
A Case for Visualization-Integrated System-Level Design Space Exploration
Design space exploration plays an essential role in the system-level design of embedded systems. It is imperative therefore to have efficient and effective exploration tools in th...
Andy D. Pimentel
DSD
2009
IEEE
124views Hardware» more  DSD 2009»
14 years 1 days ago
Network-on-Chip Architecture Exploration Framework
— In this paper, we present a novel framework for the automated generation of Network-on-Chips (NoC) architectures, that enables architecture exploration and optimization. The au...
Timo Schönwald, Jochen Zimmermann, Oliver Bri...
JRTIP
2008
249views more  JRTIP 2008»
13 years 5 months ago
Model-based mapping of reconfigurable image registration on FPGA platforms
Abstract Image registration is a computationally intensive application in the medical imaging domain that places stringent requirements on performance and memory management efficie...
Mainak Sen, Yashwanth Hemaraj, William Plishker, R...
DATE
2003
IEEE
117views Hardware» more  DATE 2003»
13 years 10 months ago
Exploring SW Performance Using SoC Transaction-Level Modeling
This paper presents VISTA, a new methodology and tool dedicated to analyse system level performance by executing full-scale SW application code on a transaction-level model of the...
Imed Moussa, Thierry Grellier, Giang Nguyen
ERSA
2008
118views Hardware» more  ERSA 2008»
13 years 6 months ago
A Framework to Improve IP Portability on Reconfigurable Computers
- This paper presents a framework that improves the portability and ease-of-use issues of current Reconfigurable Computers (RCs). These two drawbacks should be solved in order for ...
Miaoqing Huang, Ivan Gonzalez, Sergio López...