Sciweavers

38 search results - page 7 / 8
» An implemented architecture of deblocking filter for H.264 A...
Sort
View
ICIP
2005
IEEE
14 years 7 months ago
System analysis of VLSI architecture for motion-compensated temporal filtering
The Motion-Compensated Temporal Filtering (MCTF) is an innovative prediction scheme for video coding and has become the core technology of the coming video coding standard, MPEG21...
Ching-Yeh Chen, Chao-Tsung Huang, Yi-Hua Chen, Chu...
VLSISP
2008
123views more  VLSISP 2008»
13 years 5 months ago
Implementation of a Coarse-Grained Reconfigurable Media Processor for AVC Decoder
ADRES (Architecture for Dynamically Reconfigurable Embedded Systems) is a templatized coarse-grained reconfigurable processor architecture. It targets at embedded applications whic...
Bingfeng Mei, Bjorn De Sutter, Tom Vander Aa, M. W...
TCSV
2008
225views more  TCSV 2008»
13 years 5 months ago
Analysis and Efficient Architecture Design for VC-1 Overlap Smoothing and In-Loop Deblocking Filter
Abstract--In contrast to the macroblock-based in-loop deblocking filters, the filters of VC-1 perform all horizontal edges (for in-loop filtering) or vertical edges (for overlap sm...
Yen-Lin Lee, T. Q. Nguyen
IAJIT
2008
201views more  IAJIT 2008»
13 years 5 months ago
Implementation of a Novel Efficient Multiwavelet Based Video Coding Algorithm
: The recent explosion in digital video storage and delivery has presented strong motivation for high performance video compression solutions. An efficient video compression techni...
Sudhakar Radhakrishnan, Jayaraman Subramaniam
VLSISP
2008
132views more  VLSISP 2008»
13 years 5 months ago
Serial and Parallel FPGA-based Variable Block Size Motion Estimation Processors
H.264/AVC is the latest video coding standard adopting variable block size motion estimation (VBS-ME), quarter-pixel accuracy, motion vector prediction and multi-reference frames f...
Brian M. H. Li, Philip Heng Wai Leong