Sciweavers
Explore
Publications
Books
Software
Tutorials
Presentations
Lectures Notes
Datasets
Labs
Conferences
Community
Upcoming
Conferences
Top Ranked Papers
Most Viewed Conferences
Conferences by Acronym
Conferences by Subject
Conferences by Year
Tools
Sci2ools
International Keyboard
Graphical Social Symbols
CSS3 Style Generator
OCR
Web Page to Image
Web Page to PDF
Merge PDF
Split PDF
Latex Equation Editor
Extract Images from PDF
Convert JPEG to PS
Convert Latex to Word
Convert Word to PDF
Image Converter
PDF Converter
Community
Sciweavers
About
Terms of Use
Privacy Policy
Cookies
3120
search results - page 1 / 624
»
An optimal architecture for a DDC
Sort
relevance
views
votes
recent
update
View
thumb
title
11
click to vote
IPPS
2006
IEEE
124
views
Distributed And Parallel Com...
»
more
IPPS 2006
»
An optimal architecture for a DDC
13 years 11 months ago
Download
eprints.eemcs.utwente.nl
Digital Down Conversion (DDC) is an algorithm, used to lower the amount of samples per second by selecting a limited frequency band out of a stream of samples. A possible DDC algo...
Tjerk Bijlsma, Pascal T. Wolkotte, Gerard J. M. Sm...
claim paper
Read More »
14
click to vote
DAC
1997
ACM
77
views
Computer Architecture
»
more
DAC 1997
»
Timing Optimization for Multi-Source Nets: Characterization and Optimal Repeater Insertion
13 years 9 months ago
Download
www.cs.uic.edu
John Lillis, Chung-Kuan Cheng
claim paper
Read More »
15
click to vote
DAC
1997
ACM
98
views
Computer Architecture
»
more
DAC 1997
»
High-Level Power Modeling, Estimation, and Optimization
13 years 9 months ago
Download
atrak.usc.edu
Enrico Macii, Massoud Pedram, Fabio Somenzi
claim paper
Read More »
15
click to vote
DAC
1996
ACM
92
views
Computer Architecture
»
more
DAC 1996
»
Concurrent Analysis Techniques for Data Path Timing Optimization
13 years 9 months ago
Download
bears.ece.ucsb.edu
Chuck Monahan, Forrest Brewer
claim paper
Read More »
13
click to vote
DAC
1996
ACM
84
views
Computer Architecture
»
more
DAC 1996
»
Optimal Clock Period FPGA Technology Mapping for Sequential Circuits
13 years 9 months ago
Download
www.eecs.berkeley.edu
Peichen Pan, C. L. Liu
claim paper
Read More »
« Prev
« First
page 1 / 624
Last »
Next »