Sciweavers

13 search results - page 3 / 3
» Analog Sequential Architecture for Neuro-Fuzzy Models VLSI I...
Sort
View
ISCAS
2006
IEEE
118views Hardware» more  ISCAS 2006»
13 years 11 months ago
A robust continuous-time multi-dithering technique for laser communications using adaptive optics
A robust system architecture to achieve optical coherency free optimization. Several methods that had been proposed in the in multiple-beam free-space laser communication links wit...
Dimitrios N. Loizos, Paul-Peter Sotiriadis, Gert C...
DAC
2009
ACM
14 years 6 months ago
Multicore parallel min-cost flow algorithm for CAD applications
Computational complexity has been the primary challenge of many VLSI CAD applications. The emerging multicore and manycore microprocessors have the potential to offer scalable perf...
Yinghai Lu, Hai Zhou, Li Shang, Xuan Zeng
MICRO
2009
IEEE
168views Hardware» more  MICRO 2009»
13 years 12 months ago
Ordering decoupled metadata accesses in multiprocessors
Hardware support for dynamic analysis can minimize the performance overhead of useful applications such as security checks, debugging, and profiling. To eliminate implementation ...
Hari Kannan