Sciweavers

31 search results - page 2 / 7
» Balanced nested designs and balanced arrays
Sort
View
SC
2009
ACM
13 years 11 months ago
Scalable work stealing
Irregular and dynamic parallel applications pose significant challenges to achieving scalable performance on large-scale multicore clusters. These applications often require ongo...
James Dinan, D. Brian Larkins, P. Sadayappan, Srir...
GLVLSI
2007
IEEE
141views VLSI» more  GLVLSI 2007»
13 years 8 months ago
A synchronization algorithm for local temporal refinements in perfectly synchronous models with nested feedback loops
he abstract and simple computation and communication mechanism in the synchronous computational model it is easy to simulate synchronous systems and to apply formal verification m...
Tarvo Raudvere, Ingo Sander, Axel Jantsch
ICCD
2001
IEEE
90views Hardware» more  ICCD 2001»
14 years 1 months ago
Interconnect-centric Array Architectures for Minimum SRAM Access Time
‡ Physical and generic models that analytically couple the array architecture of CMOS SRAMs with the wire lengths and fan-outs along critical paths to decode and sense data are r...
Azeez J. Bhavnagarwala, Stephen V. Kosonocky, Jame...
CF
2005
ACM
13 years 6 months ago
SPANIDS: a scalable network intrusion detection loadbalancer
Network intrusion detection systems (NIDS) are becoming an increasingly important security measure. With rapidly increasing network speeds, the capacity of the NIDS sensor can lim...
Lambert Schaelicke, Kyle Wheeler, Curt Freeland
OSDI
2000
ACM
13 years 6 months ago
Trading Capacity for Performance in a Disk Array
A variety of performance-enhancing techniques, such as striping, mirroring, and rotational data replication, exist in the disk array literature. Given a fixed budget of disks, one...
Xiang Yu, Benjamin Gum, Yuqun Chen, Randolph Y. Wa...